

## QUESTION #1

MARKS: 10 (2 + 2 + 2 + 2 + 2)

Indicate (in the space provided) whether the following are TRUE or FALSE. Include a SHORT sentence in support of your answer. Do any FIVE (5).

Please note that each INCORRECT answer will be penalized 1 mark.

F 1) Device Well, diffusion, and thinox all refer to the same thing.

False 2) ✓ The 3 in CMOS3DLM refers to the minimum layout feature size.

The 3 means the actual minimum feature size is 3µm

Min layout size is 5µm

False 3) ✓ Circuits designed by the University of Saskatchewan are fabricated by the Canadian Microelectronics Corporation (CMC) in Kingston, Ontario.

They are fabricated by Northern Integrated (NIR) in Oshawa, Ontario.

True 4) ✓ Bipolar CMOS (BiCMOS) is the technology of the future.

This technology is currently being researched

Near future

False 5) ✓ Field oxide (FOX) exists everywhere that thin oxide (TOX) doesn't.

FOX can exist over top of TOX at the end of the process

WHERE? in structural

FOX and TOX don't exist in the same time

True 6) ✓ The Metal2-Via enclosure rule is larger than the Metal1-Contact enclosure rule.

The Metal2-Via enclosure rule is 3µm

and the Metal1-Contact enclosure rule is 2µm

## QUESTION #2

MARKS: 15 (5 + 10)

The circuit shown in the


- a) Determine the logical purpose. What standard



Exam File Provided By  
The UofS IEEE Student Branch

ieee.usask.ca

A	B	Z
0	0	1
0	1	1
1	0	1
1	1	0



This produces a standard NAND function

Name: \_\_\_\_\_

- 2 -

Student Number: \_\_\_\_\_

Name: \_\_\_\_\_



- 3 -

Student Number: \_\_\_\_\_

"The reason why we have midterms is not because we're not allowed to extract your fingernails with a pincer."

- b) The circuit schematic from Part a) is shown below. For the input waveforms shown, what is the approximate delay time from the B input going low ( $V_{dd}$  volts to  $V_{ss}$  volts, 2ns fall time) and the Z output changing level?

State any assumptions that you make. All assumptions must be valid and have some basis in fact.



Assumptions:  
All gate numbers to 100  
100% fanout  
Switching delay is 100ps  
No parasitic capacitance  
No parasitic resistance

How?

5

delay 1 = 100ps  
delay 2 = 100ps  
delay 3 = 100ps  
delay 4 = 100ps  
delay 5 = 100ps  
delay 6 = 100ps  
delay 7 = 100ps  
delay 8 = 100ps  
delay 9 = 100ps  
delay 10 = 100ps  
delay 11 = 100ps  
delay 12 = 100ps  
delay 13 = 100ps  
delay 14 = 100ps  
delay 15 = 100ps  
delay 16 = 100ps  
delay 17 = 100ps  
delay 18 = 100ps  
delay 19 = 100ps  
delay 20 = 100ps  
delay 21 = 100ps  
delay 22 = 100ps  
delay 23 = 100ps  
delay 24 = 100ps  
delay 25 = 100ps  
delay 26 = 100ps  
delay 27 = 100ps  
delay 28 = 100ps  
delay 29 = 100ps  
delay 30 = 100ps  
delay 31 = 100ps  
delay 32 = 100ps  
delay 33 = 100ps  
delay 34 = 100ps  
delay 35 = 100ps  
delay 36 = 100ps  
delay 37 = 100ps  
delay 38 = 100ps  
delay 39 = 100ps  
delay 40 = 100ps  
delay 41 = 100ps  
delay 42 = 100ps  
delay 43 = 100ps  
delay 44 = 100ps  
delay 45 = 100ps  
delay 46 = 100ps  
delay 47 = 100ps  
delay 48 = 100ps  
delay 49 = 100ps  
delay 50 = 100ps  
delay 51 = 100ps  
delay 52 = 100ps  
delay 53 = 100ps  
delay 54 = 100ps  
delay 55 = 100ps  
delay 56 = 100ps  
delay 57 = 100ps  
delay 58 = 100ps  
delay 59 = 100ps  
delay 60 = 100ps  
delay 61 = 100ps  
delay 62 = 100ps  
delay 63 = 100ps  
delay 64 = 100ps  
delay 65 = 100ps  
delay 66 = 100ps  
delay 67 = 100ps  
delay 68 = 100ps  
delay 69 = 100ps  
delay 70 = 100ps  
delay 71 = 100ps  
delay 72 = 100ps  
delay 73 = 100ps  
delay 74 = 100ps  
delay 75 = 100ps  
delay 76 = 100ps  
delay 77 = 100ps  
delay 78 = 100ps  
delay 79 = 100ps  
delay 80 = 100ps  
delay 81 = 100ps  
delay 82 = 100ps  
delay 83 = 100ps  
delay 84 = 100ps  
delay 85 = 100ps  
delay 86 = 100ps  
delay 87 = 100ps  
delay 88 = 100ps  
delay 89 = 100ps  
delay 90 = 100ps  
delay 91 = 100ps  
delay 92 = 100ps  
delay 93 = 100ps  
delay 94 = 100ps  
delay 95 = 100ps  
delay 96 = 100ps  
delay 97 = 100ps  
delay 98 = 100ps  
delay 99 = 100ps  
delay 100 = 100ps

Name: \_\_\_\_\_

- 4 -

Student Number: \_\_\_\_\_


### QUESTION #3

MARKS: 20 (20)

- a) From the circuit schematic shown in Question #2 Parts a) and b) draw a STICKS diagram for the circuit.

You must use the following constraints in drawing your STICKS diagram:

- Use E.E. 451.3 standard STICK colors and patterns.
- Show p+ and P-well. Do not show p-guard or N-well.
- A and B must come in from the same side. Z must leave from the other side. Label the input and output lines.
- No interconnection layers are allowed to lie outside the  $V_{dd}$  and  $V_{ss}$  power supply rails.
- At least one (1)  $V_{dd}$  substrate contact and one (1)  $V_{ss}$  substrate contact must be shown.



20

Name: \_\_\_\_\_

- 5 -

Student Number: \_\_\_\_\_

"No, no, no... let me ask someone who doesn't know so I can scream at them."


Midterm 1994

The following circuit serves a useful purpose. It was discussed in class.

- a) Determine the dead zone time ( $d_1$  or  $d_2$ , pick either one, your choice). Representative waveforms are shown below.

State any assumption(s) that you make. I might suggest two (2) that will make your task easier.

- 1) Assume linear rise and fall times, even though you may be using exponential waveforms.
- 2) Assume constant pull-up and/or pull-down resistance during transitions.





(about midterm marks) "I have to use the Wonder-Bra method: push it up as much as you can!"

**MARKS: 15 (3 + 3 + 3 + 3 + 3)**

Explain briefly, but as completely as possible, FIVE (5) of the following. A SHORT paragraph should be sufficient.

- a) Design rule E.1 concerns the overlap of Poly over Device Well (see Appendix C: Available Process Technologies, page C9). It is given as 5 design scale microns (dsu). What is the basis for this rule?

If poly does not completely overlap the diffusion, there may be a short between Drain and Source:



- b) Using CMOS technology complicates the fabrication process (with respect to nMOS). Give **TWO (2)** advantages of CMOS (with respect to nMOS). Give **ONE (1)** disadvantage of CMOS (with respect to nMOS).

### ADVANTAGES of CSS:

- Advantages of CMOS:
- 1) Rise and fall times are of the same order. (vs. rise time is less than fall time for NMOS)
  - 2) Almost zero static power dissipation.

DISADVANTAGE

- i) Requires  $2N$  devices for  $N$  inputs  
(vs  $N+1$  devices for  $N$  MOS)
- c) Where is the Canadian Microelectronics Corporation (CMC) located? Who does their fabrication? Where are they located?

CMC located at Queen's University in KINGSTON, ONTARIO.

Fabrication is by Northern Telecom located in Ottawa, Ontario.

- d) Technically speaking, is the circuit shown in Question #1 of this examination paper level-activated or edge-triggered? Is it a latch or a flip-flop? Explain.

- LEVEL ACTIVATED, OUTPUT CHANGES ON BOTH EDGES  
 THEREFORE IT IS NOT EDGE-TRIGGERED  
 - NO MEMORY, NOT A FLIP-FLOP  
 - OUTPUT FOLLOWS INPUT (COMPLEMENT), ∴ LATCH

- e) List THREE (3) ELECTRIC™ keyboard commands that you have used. Give a SHORT description of each one.

- 1) -help <x>: Will show a short description of command x, if one is available.
- 2) -toldaid simulation <x>: Selects ELECTRIC to prepare a simulation for x (x is usually esim or spice).
- 3) -onaid simulation: Tells ELECTRIC to begin simulation preparation for the package specified in "toldaid simulation <x>".

- f) What is the essential difference between Gate Array design and Field Programmable Gate Array design? Which one is "better" (define "better" in your answer)?

Gate Array: Can only be "mask-programmed": I.E. "PROGRAMMED" AT THE FABRICATION SITE, BY FABRICATORS.

FPGAs: CAN BE "FIELD" PROGRAMMED BY THE DESIGNERS. (AT THE DESIGN SITE).


FPGAs ARE "BETTER", IF BETTER MEANS quicker turnaround time, cheaper and easier to debug designs.

MARKS: 20 (8 + 3 + 4 + 5)

It is desirable for VLSI designers to "reverse engineer" circuits that have been created by other VLSI designers. In this way you can see other ways of doing the "obvious" and thereby learn new techniques that can be used in circumstances that may arise in your personal integrated circuit designs, such as on examinations.

- a) Shown on the next page is a standard cell for a useful logic design function. From the Laser\_plot plot of the cell determine the STICKS diagram for the circuit. This may be done by "coloring" the Laser\_plot. Where appropriate, "Coloring" may consist of a single line down the center of each layer polygon that is visible. Make sure that you use EE 451.3 standard colors.
- b) How many split-contact cuts are there in the Laser\_plot? Normal contact cuts? Vias?
- c) From the STICKS diagram determine the circuit schematic (i.e., the transistor layout and interconnection) for the circuit. Make sure you show the transistor sizes in the circuit schematic (use W:L). Label the inputs and outputs.
- d) From the circuit schematic determine the truth-table for the circuit. Note potential problems with this circuit (if any).

- b) There are NO (zero) split contacts.  
 There are FOURTEEN contact cuts.  
 There are FIVE vias.



ASSUME: TENTH TABLE VALUES GIVEN AT STEADY STATE

d)

A	B	C	D	E
0	0	0	0	0
0	0	1	E	A
0	1	0	E	A
0	1	1	0	0
1	0	0	0	1
1	0	1	E	A
1	1	0	E	A
1	1	1	1	1

(A: LAYER 1)  
(E: LAYER 2)


INPUTS: A  
 "2nd CLOCK" INPUTS: B, C  
 OUTPUTS: E, D

Potential Problems:

- 1) If B and C are NOT complementary then the circuit will propagate different values at different speeds (i.e. for  $B \cdot C = 0$  or  $B \cdot C = 1$ ) to E.
- 2) If B and C overlap on 0 or 1, signal A will propagate through to D (transparent).

"This means that everyone who was alive and halfway breathing and not thinking about sex got it right."

Laser\_plot



— = section 2

7